


FIG. 1



2/24




FIG. 3





FIG. 4




4/24

FIG. 5A

FIG. 5B

ZERO OFFSET, Ib < Ith

PLUS OFFSET, Ib < Ith






FIG. 5C

FIG. 5D

MINUS OFFSET, Ib < Ith

ZERO OFFSET, Ib < Ith




FIG. 6




FIG. 7A

ZERO OFFSET SAME "1/0" RATIO AC COUPLED INPUT




FIG. 7B

ZERO OFFSET AC COUPLED INPUT





FIG. 7C

ZERO OFFSET AC COUPLED INPUT



7 / 24







FIG. 9



9 / 24



10 / 24



11 / 24

FIG. 12A

ZERO OFFSET
Ib≒Ith(Ib>Ith)




FIG. 12B

MINUS OFFSET Ib> Ith




FIG. 12C

PLUS OFFSET Ib> Ith (LOW VR CASE)






FIG. 12D

PLUS OFFSET


Ib = 0 (HIGH VR CASE)




12 / 24




13 / 24




14 / 24




15 / 24




16 / 24




17 / 24




18 / 24



19 / 24



20 / 24



21 / 24

FIG. 22




FIG. 23A




FIG. 23B




FIG. 23C





FIG. 23D



23 / 24

FIG. 24A




FIG. 24B




FIG. 24C





FIG. 25



24 / 24

FIG. 26




FIG. 27

